High-Voltage Switchmode Controller

Features

- 9- to 80-V Input Range
- Current-Mode Control
- High-Speed, Source-Sink Output Drive
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)
- $\overline{\text{SHUTDOWN}}$ and RESET

Description

The Si9112 is a BiC/DMOS integrated circuit designed for use in high-efficiency switchmode power converters. A high-voltage DMOS input allows this controller to work over a wide range of input voltages (9- to 80-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW.

A CMOS output driver provides high-speed switching of MOSPOWER devices large enough to supply 50 W of output power. When combined with an output MOSFET and transformer, the Si9112 can be used to implement single-ended power converter topologies (i.e., flyback, forward, and cuk).

The Si9112 is available in 14-pin plastic DIP, and SOIC packages, and is specified over the industrial, D suffix (–40 to 85°C) temperature range.

Functional Block Diagram



Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1306. Application Note AN703 may also be obtained via FaxBack, request document #8703.

Absolute Maximum Ratings

Voltages Referenced to $-V_{IN}$ ($V_{CC} < +V_{IN} + 0.3$ V)

V_{CC} . . . . . 15 V

$+V_{IN}$ . . . . . 80 V

Logic Inputs
(RESET, $\overline{\text{SHUTDOWN}}$, OSC IN) . . . . . –0.3 V to V_{CC} + 0.3 V

Linear Inputs (FEEDBACK, SENSE) . . . . . –0.3 V to V_{CC} to 0.3 V

HV Pre-Regulator Input Current (continuous) . . . . . 25 mA
(Power Dissipation Limited)

Storage Temperature . . . . . –65 to 150°C

Operating Temperature . . . . . –40 to 85°C

Junction Temperature (T_J) . . . . . 150°C

Power Dissipation (Package)a

14-Pin Plastic DIP (J Suffix)[b] . . . . . 750 mW

14-Pin SOIC (Y Suffix)[c] . . . . . 900 mW

Thermal Impedance (Θ_{JA})

14-Pin Plastic DIP . . . . . 167°C/W

14-Pin SOIC . . . . . 140°C/W

Notes
a. Device mounted with all leads soldered or welded to PC board.
b. Derate 6 mW/°C above 25°C.
c. Derate 7.2 mW/°C above 25°C.

Recommended Operating Range

Voltages Referenced to $-V_{IN}$

V_{CC} . . . . . 9 V to 13.5 V

$+V_{IN}$ . . . . . 9 V to 80 V

f_{OSC} . . . . . 40 kHz to 1 MHz

R_{OSC} . . . . . 25 kΩ to 1 MΩ

Linear Inputs . . . . . 0 to V_{CC} – 3 V

Digital Inputs . . . . . 0 to V_{CC}

Specifications[a]

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = $-V_{IN}$ = 0 V V_{CC} = 9 V, $+V_{IN}$ = 12 V R_{BIAS} = 270 kΩ, R_{OSC} = 330 kΩ	Temp[b]	Limits D Suffix –40 to 85°C Min[d]	Typ[c]	Max[e]	Unit
Reference							
Output Voltage	V_R	OSC IN = $-V_{IN}$ (OSC Disabled) R_L = 10 MΩ	Room Full[e]	3.88 3.82	4.0	4.12 4.14	V
Output Impedance[e]	Z_{OUT}		Room	15	30	45	kΩ
Short Circuit Current	I_{SREF}	$V_{REF} = -V_{IN}$	Room	70	100	130	µA
Temperature Stability[e]	T_{REF}		Full		0.5	1.0	mV/°C
Oscillator							
Maximum Frequency[e]	f_{MAX}	R_{OSC} = 0	Room	1	3		MHz
Initial Accuracy	f_{OSC}	R_{OSC} = 330 k, See Note f	Room	80	100	120	kHz
		R_{OSC} = 150 k, See Note f	Room	160	200	240	
Voltage Stability	Δf/f	Δf/f = f(13.5 V) – f(9.5 V) / f(9.5 V)	Room		9	15	%
Temperature Coefficient[e]	T_{OSC}		Full		200	500	ppm/°C
Error Amplifier							
Feedback Input Voltage	V_{FB}	FB Tied to COMP OSC IN = $-V_{IN}$ (OSC Disabled)	Room	3.92	4.00	4.08	V
Input Offset Voltage	V_{OS}	OSC IN = $-V_{IN}$ (OSC Disabled)	Room		± 15	± 40	mV
Input BIAS Current	I_{FB}	OSC IN = $-V_{IN}$, V_{FB} = 4 V	Room		25	500	nA
Open Loop Voltage Gain[e]	A_{VOL}	OSC IN = $-V_{IN}$	Room	60	80		dB
Unity Gain Bandwidth[e]	BW	OSC IN = $-V_{IN}$ (OSC Disabled)	Room	1	1.5		MHz
Dynamic Output Impedance[e]	Z_{OUT}	Error Amp Configured for 60 dB gain	Room		1000	2000	Ω
Output Current	I_{OUT}	Source V_{FB} = 3.4 V	Room		–2.0	–1.4	mA
		Sink V_{FB} = 4.5 V	Room	0.12	0.15		
Power Supply Rejection[e]	PSRR	9 V ≤ V_{CC} ≤ 13.5 V	Room	50	70		dB

Specifications[a]

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = $-V_{IN}$ = 0 V V_{CC} = 9 V, $+V_{IN}$ = 12 V R_{BIAS} = 270 kΩ, R_{OSC} = 330 kΩ	Temp[b]	Limits D Suffix –40 to 85°C Min[f]	Typ[c]	Max[g]	Unit
Current Limit							
Threshold Voltage	V_{SOURCE}	V_{FB} = 0 V	Room	1.0	1.2	1.4	V
Delay to Output[e]	t_d	V_{SENSE} = 1.5 V, See Figure 1	Room		100	150	ns
Pre-Regulator/Start-Up							
Input Voltage	$+V_{IN}$	I_{IN} = 10 µA	Room	80			V
Input Leakage Current	$+I_{IN}$	$V_{CC} \geq$ 9.4 V	Room			10	µA
Pre-Regulator Dropout Voltage	V_{CC}	$+V_{IN}$ = 10 V, R_{LOAD} = 4 k at Pin 6	Room	V_{UVLO} +0.1			V
V_{CC} Pre-Regulator Turn-Off Threshold Voltage	V_{REG}	$I_{PRE-REGULATOR}$ = 10 µA	Room	8.0	8.7	9.4	
Undervoltage Lockout	V_{UVLO}	See Detailed Description	Room	7.2	8.1	8.9	
$V_{REG} - V_{UVLO}$	V_{DELTA}		Room	0.3	0.6		
Supply							
Supply Current	I_{CC}	$C_L \leq$ 75 pF (Pin 4)	Room		0.6	1.0	mA
Bias Current	I_{BIAS}		Room		15		µA
Logic							
$\overline{\text{SHUTDOWN}}$ Delay[e]	t_{SD}	C_L = 500 pF $V_{SENSE} = -V_{IN}$, See Figure 2	Room		50	100	ns
$\overline{\text{SHUTDOWN}}$ Pulse Width[e]	t_{SW}	See Figure 3	Room	50			
RESET Pulse Width[e]	t_{RW}		Room	50			
Latching Pulse Width $\overline{\text{SHUTDOWN}}$ and RESET Low[e]	t_{LW}		Room	25			
Input Low Voltage	V_{IL}		Room			2.0	V
Input High Voltage	V_{IH}		Room	7.0			
Input Current Input Voltage High	I_{IH}	$V_{LOGIC} = V_{CC}$	Room		1	5	µA
Input Current Input Voltage Low	I_{IL}	V_{IN} = 0 V	Room	–35	25		
Output							
Output High Voltage	V_{OH}	I_{OUT} = –10 mA	Room Full	8.7 8.5			V
Output Low Voltage	V_{OL}	I_{OUT} = 10 mA	Room Full			0.3 0.5	
Output Resistance[e]	R_{OUT}	I_{OUT} = 10 mA, Source or Sink	Room Full		20 25	30 35	Ω
Rise Time[e]	t_r	C_L = 500 pF	Room		40	75	ns
Fall Time[e]	t_f		Room		40	75	

Notes
a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. Room = 25°C, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
e. Guaranteed by design, not subject to production test.
f. C_{STRAY} Pin 8 = ≤ 5 pF.

Timing Waveforms



Figure 1.



Figure 2.



Figure 3.

Typical Characteristics





Pin Configurations

Dual-In-Line and SOIC



Top View

Order Numbers
Plastic DIP: Si9112DJ
SOIC: Si9112DY

Detailed Description

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9112 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} (pin 6). This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The charging current is disabled when V_{CC} exceeds 8.7 V. If V_{CC} is not forced to exceed the 8.7-V threshold, then V_{CC} will be regulated to a nominal value of 8.7 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output driver disabled until V_{CC} exceeds the UV lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will be at least 300 mV less than the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the pre-regulator circuit is disabled.

BIAS

To properly set the bias for the Si9112, a 270-kΩ resistor should be tied from BIAS (pin 1) to $-V_{IN}$ (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{\text{SHUTDOWN}}$ and RESET pins. The current flowing in the bias resistor is nominally 15 µA.

Reference Section

The reference section of the Si9112 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9112 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm$2% of 4 V. This automatically compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier. The emitter follower output has a typical dynamic output impedance of 1000 Ω, and is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides low input leakage current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Detailed Description (Cont'd)

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Typical Characteristics for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a SYNC pulse into the OSC IN (pin 8) terminal. For a 5-V pulse amplitude and 0.5-µs pulse width, typical values would be 100 pF in series with 3 kΩ to pin 8.

$\overline{\text{SHUTDOWN}}$ and RESET

$\overline{\text{SHUTDOWN}}$ (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, $\overline{\text{SHUTDOWN}}$ can be either a latched or unlatched input. The output is off whenever $\overline{\text{SHUTDOWN}}$ is low. By simultaneously having $\overline{\text{SHUTDOWN}}$ and RESET low, the latch is set and $\overline{\text{SHUTDOWN}}$ has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Table 1: Truth Table for the $\overline{\text{SHUTDOWN}}$ and RESET Pins

$\overline{\text{SHUTDOWN}}$	RESET	Output
H	H	Normal Operation
H	⌝⌞	Normal Operation (No Change)
L	H	Off (Not Latched)
L	L	Off (Latched)
⌟⌜	L	Off (Latched, No Change)

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the $\overline{\text{SHUTDOWN}}$ or RESET pins to provide variable shutdown time.

Output Driver

The push-pull driver output has a typical on-resistance of 20 Ω. Maximum switching times are specified at 75 ns for a 500 pF load. This is sufficient to directly drive 60-V, 25-A MOSFETs. Larger devices can be driven, but switching times will be longer, resulting in higher switching losses.

For applications information refer to AN703.